CVE-2025-45006

Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit f517abb violates privileged spec constraints, enabling potential physical memory access attacks.

Assigner : cve@mitre.org

More information : https://github.com/chipsalliance/rocket-chip.git